发明名称 TIME DIVISION MULTIPLEX DATA PACKET CONVERSION CIRCUIT
摘要 <p>PURPOSE:To attain efficient conversion by storing a time division multiplex data in correspondence to lines, reading the data according to the priority of packet processing, generating the packet, storing the data of an information part of the packet in correspondence to the lines, reading the data in response to the quantity of storage and outputting the time division multiplex data. CONSTITUTION:A time division multiplex data introduced via a transmission line is stored in an area corresponding to each line of a 1st data storage means 113 by the control of a 1st write control means 115. The data is read with the control of the 1st readout control means 119 according to the priority decided by a priority decision means 117, a header part is added by a packet generating means 121 and the packet is generated. Moreover, the header part of the introduced packet is analyzed to recognize the corresponding line and the data included in the packet is stored in the area of a 2nd data storage means 153 corresponding to lines. The stored data quantity is detected by a storage quantity detection means 157 and the time division multiplex data is outputted from the 2nd data storage means 153 in a prescribed timing in response to the result of detection.</p>
申请公布号 JPH02234544(A) 申请公布日期 1990.09.17
申请号 JP19890055558 申请日期 1989.03.08
申请人 FUJITSU LTD 发明人 KAJIWARA TAKAHARU;MATSUNAGA KOJI
分类号 H04L12/56 主分类号 H04L12/56
代理机构 代理人
主权项
地址