首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
DELAY ANALYSIS SYSTEM FOR LOGIC CIRCUIT
摘要
申请公布号
JPH02231646(A)
申请公布日期
1990.09.13
申请号
JP19890051975
申请日期
1989.03.06
申请人
NEC SOFTWARE LTD
发明人
BITO TATSUSHIGE
分类号
G06F11/25;G06F11/26;G06F17/50
主分类号
G06F11/25
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Bed warmer
Titanium dioxide pigments
Device for the generation of pressure in presses
Railway traffic controlling apparatus
Color television system
Method of spot-welding
Shock absorbing means for aircraft landing gear
Apparatus for rolling radiator core elements
Sanitary mop device
Device for measuring yarn friction
Burnishing tool
Water treating apparatus
Dynamometer test system
Fastener driving machine
Drilling string with an inside cutting-off sub incorporated therein
Centrifugal dust separator
Process for the production of a highly disperse pigment
Sewing machine
Means of attachment for screen leaf springs
Chair
