Digital phase locked loops (PLL) require digital phase correctors which have previously contained a controlled frequency divider which was fed with a comparatively very high oscillator frequency. According to the invention, a digital phase corrector is proposed which contains a controlled change-over switch which switches between the inverse and non-inverse cycle of the oscillator frequency and, as a result, generates a phase shift in the output signal of half a cycle period of the oscillator frequency.
