发明名称 Programming voltage control circuit for EPROMS
摘要 Apparatus for controlling the programming voltage of an EPROM array composed of a plurality of programmable floating gate MOS cells, which includes an additional floating gate MOS cell fabricated on the same chip and in the same manner as the array of cells, the additional cell not being connected for programming during the normal programming of the array. A voltage is applied to the additional cell to generate a drain current through the cell. A feedback control is connected between the source of external programming voltage for the array and the actual voltage within the array used for programming the cells, the feedback control using the amplitude of the drain current in the additional cell to control the magnitude of the actual programming voltage in the array in such a manner that when the drain current of the additional cell increases, the programming voltage decreases proportionately. The drain current in the additional cell can also be used for compensating for variations in the fixed programming voltage.
申请公布号 US4954990(A) 申请公布日期 1990.09.04
申请号 US19890358558 申请日期 1989.05.30
申请人 CYPRESS SEMICONDUCTOR CORP. 发明人 VIDER, DOV-AMI
分类号 G11C17/00;G11C16/06;G11C16/10;G11C16/30 主分类号 G11C17/00
代理机构 代理人
主权项
地址