发明名称 Pixel memory arrangement for information display system
摘要 A pixel data memory is provided for use with an information display system having a raster scan screen divided into a plurality of pixels each of which represents a separate area of the screen. The memory comprises a multiple-bit memory plane (13) capable of providing a plurality of separate bit locations each of which may correspond to a separate display pixel and arranged to store pixel data in the form of a plurality of multiple-bit words. The memory plane (13) comprises a number of memory chips each capable of storing a separate bit of each of the multiple-bit words. An address generator (10) is operable to generate the addresses of required individual bit locations in the memory plane. A number of separate control circuits (14) are provided, equal to the number of bits in each word. Each control circuit (14) is associated with a separate memory chip and is responsive to a generated address defining a bit location on that chip to access the pixel data identified by the bit at that location. The control circuits are operable in an asynchronous manner so as to allow pixel data to be written into a read out from a number of bit locations simultaneously.
申请公布号 US4951042(A) 申请公布日期 1990.08.21
申请号 US19880141001 申请日期 1988.01.05
申请人 FERRANTI PLC 发明人 BELCH, FRANCIS R.
分类号 G09G5/39;G09G5/393;G09G5/399 主分类号 G09G5/39
代理机构 代理人
主权项
地址
您可能感兴趣的专利