| 摘要 |
A signal processor comprising a split pipelined parallel processor which processes data signals from external signal sources and provides signal processing functions utilizing a plurality of data formats. The signal processor comprises an external interface (11) having a serial control port and a plurality of bidirectional parallel ports. The interface (11) transfers control and data signals between the signal processor and external devices. The parallel ports are configurable as individual parallel ports or as coupled pairs which form a port having the combined data path of the two coupled ports. An arithmetic element controller (17) comprising a microprogram memory (18) and a control program memory (15) is coupled to the interface (11) which loads applications programs into the control program memory (15) and executes the programs. The arithmetic element controller (17) controls the processing of control and data signals in the signal processor. A plurality of pipelined arithmetic elements are coupled to the arithmetic element controller, each comprising a data store memory (13), a multiplier (114) and a register and arithmetic logic unit (20). Each arithmetic element has its data store memory (13) coupled to the external interface (11) to receive and store data signals, and to its multiplier (14) and the register and arithmetic logic unit (20) in order to perform fixed and floating point arithmetic operations on the data stored in the data store memory (13). These arithmetic operations are performed in accordance with application program and microprogram instructions contained in the control program and the microprogram memories. The present invention provides for a high performance architecture for use with vector and matrix signal processing algorithms that minimizes the amount of hardware needed to implement them. |
