摘要 |
A bit rate processor in a wireless system includes a front end processor to process physical channel data and to generate encoded transport channel data, a transport channel buffer to hold the encoded transport channel data, and a back end processor to process the encoded transport channel data from the transport channel buffer and to generate decoded transport channel bits. The front end processor may include a frame buffer that receives the physical channel data, a first stage to de-map the physical channel data from the frame buffer, an intermediate frame buffer that receives the de-mapped physical channel data from the first stage, and a second stage to process the de-mapped physical channel data and to provide the encoded transport channel data. The back end processor may include a third stage, including a scaling circuit to scale the encoded transport channel data, a decoder to decode the scaled transport channel data and a CRC checker to provide the decoded transport channel bits, and an output buffer to receive the decoded transport channel bits. |
申请人 |
MEDIATEK INC.;MATHEW, DEEPAK;YAN, AIGUO;VISHWANATHAN, KRISHNAN;AARDOOM, ERIC;FISHER-JEFFES, TIMOTHY |
发明人 |
MATHEW, DEEPAK;YAN, AIGUO;VISHWANATHAN, KRISHNAN;AARDOOM, ERIC;FISHER-JEFFES, TIMOTHY |