发明名称 JUSENJUNIKETSUTEIKAIRO
摘要 PURPOSE:To process memory access with the highest priority even when a memory bank of a requesting destination is in busy by energizing the highest priority request signal in a channel control device in which urgent memory access is made necessary. CONSTITUTION:In a channel control device CHP1, when the preparation of data to be urgently transferred is completed, by energizing the highest priority request HI-RQ signal, a latch 120 is turned on in correspondence to a port 12 and sent to the highest priority control circuit 6. Even when a memory bank of a data transfer requesting destination is in busy, the port 12 is selected in a selecting circuit 2 at the circuit 6 with the highest priority and inputted through a port 3 to a selecting circuit 5. Even in the circuit 5, the circuit 6 operates to select the port 12 with the highest priority even when the memory bank of the requesting destination is in busy. As the result, when the memory bank does not go in busy, the circuit 6 controls the circuit 5 and a memory access request from the selected CHP1 can access a memory with priority.
申请公布号 JPH0235335(B2) 申请公布日期 1990.08.09
申请号 JP19840177770 申请日期 1984.08.27
申请人 FUJITSU LTD 发明人 ETSUNO MINORU;TAKAHASHI MASANORI;NISHIDA HIDEHIKO
分类号 G06F13/362;G06F12/00;G06F12/06;G06F13/18 主分类号 G06F13/362
代理机构 代理人
主权项
地址