发明名称 VOLTAGE STEP-DOWN CIRCUIT
摘要 According to an aspect of the present invention, there is provided a voltage step-down circuit including: a first NMOS connected between an external and an internal power-supply voltages through a PMOS turned ON during an active state and turned OFF during a standby state; a second NMOS connected between the external and the internal power-supply voltages; and a current control circuit that sinks a current from the internal power-supply voltage to a ground level for a certain period of time after an operation state is switched from the active state to the standby state.
申请公布号 US2008231351(A1) 申请公布日期 2008.09.25
申请号 US20080051465 申请日期 2008.03.19
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 OGIWARA RYU;SHIRATAKE SHINICHIRO;TAKASHIMA DAISABURO
分类号 G05F3/02 主分类号 G05F3/02
代理机构 代理人
主权项
地址