发明名称 HANDOTAISOCHI
摘要 Connection leads (32, 35) of a semiconductor device extending from a chip carrier housing (31) for connection with external circuitry are arranged in a plurality of rings, one within the other. The leads (32), in the outermost ring, are composed of surface connection leads to be electrically connected to the uppermost layer (41) only of a multilayer printed circuit board (40) and the connecting leads in the inner ring or rings are composed of lead pins (35) to be inserted into and be electrically connected to plated through holes (35) of the multilayer printed circuit board (40) for connection to other layers (43) of the board (40).
申请公布号 JPH0234184(B2) 申请公布日期 1990.08.01
申请号 JP19810100337 申请日期 1981.06.26
申请人 FUJITSU LTD 发明人 KANAI YASUNORI
分类号 H05K1/18;H01L23/055;H01L23/057;H01L23/498;H01L23/50;H01L23/538;H05K3/34 主分类号 H05K1/18
代理机构 代理人
主权项
地址
您可能感兴趣的专利