摘要 |
An interface control circuit comprising a buffer, an inverter, an OR gate and delay means. The interface control circuit can be utilized in digital systems for communication handshaking such that a buffer output current will actively flow through line stray capacitance thereby greatly reducing the rise time from a LOW state to a HIGH state, or charges in the line stray capacitance will actively discharge through the buffer means if negative logic mode is used thereby enabling a great reduction in fall time, therefore a much faster and efficient digital system can be obtained through the use of the invention.
|