发明名称 |
DIVIDER FOR CARRYING OUT HIGH SPEED ARITHMETIC OPERATION |
摘要 |
A divider for producing a quotient by dividing a dividend by a divisor has an A register for holding dividend data, and a B register for holding divisor data. An adder/subtracter or arithmetic unit produces either one of a sum and a difference between the dividend data and the divisor data held in the A register and the B register, respectively. A D flip-flop holds sign bit data which is included in result data representative of a result of operation as produced by the adder/subtracter. An inverting gate inverts the sign bit data. A register sequentially shifts, every time the inverted sign bit data is inputted, the inverted sign bit data from the least significant bit (LSB) position while holding the inverted sign bit data. A shifter arithmetically shifts the result data produced by the adder/subtracter one bit to the left while storing a (logical) ZERO in the LSB position, and feeds the resultant data to the A register. A loop counter controls the adder/subtracter, register and shifter such that iterative processing for division is repetitively executed.
|
申请公布号 |
CA2008026(A1) |
申请公布日期 |
1990.07.24 |
申请号 |
CA19902008026 |
申请日期 |
1990.01.18 |
申请人 |
OKI ELECTRIC INDUSTRY CO., LTD. |
发明人 |
KIHARA, KOUICHI;YAMAMOTO, KAZUSHIGE |
分类号 |
G06F7/537;G06F7/52;G06F7/535;(IPC1-7):G06F7/52 |
主分类号 |
G06F7/537 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|