发明名称 GRAY CODE ABNORMALITY DETECTION CIRCUIT
摘要 PURPOSE:To detect the fact that the content of data changes widely from a specification value by malfunction by monitoring the temporal change of the content of the data at a cycle earlier than that at which the data changes. CONSTITUTION:The data converted to parallel binary codes by a Gray-binary conversion circuit 4 is sent to a second latch circuit 6 at the next timing of a clock signal 13. Furthermore, at the time of the next clock or between the clock and the next clock, the content of a first latch circuit 5 and that of the second latch circuit 6 are sent to a subtraction circuit 7 simultaneously, and the comparison and subtraction of two data are performed, and a subtraction result is checked by a limit check circuit 8. Thereby, in the case of detecting the fact that two or more numeric values are outputted as the result of subtraction at the limit check circuit 8, it shows that an error occurs in the data inputted to a buffer circuit 9 at a preceding timing, then, an abnormality alarm signal 10 is sent from the limit check circuit 8.
申请公布号 JPH02165730(A) 申请公布日期 1990.06.26
申请号 JP19880321789 申请日期 1988.12.19
申请人 KOMATSU LTD 发明人 KOSHI TAKAYUKI
分类号 G01D5/249;G06F11/00;G08C25/00;H03M7/16;H04L1/00 主分类号 G01D5/249
代理机构 代理人
主权项
地址
您可能感兴趣的专利