发明名称 |
Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system |
摘要 |
A multiple node computer system includes processor nodes, memory nodes, and input/output nodes interconnected on a pended bus. The system includes a lockout indicator which is set upon receipt of a locked response message by a processor node from a memory node in response to an interlock read command. The processors include a lockout check circuit responsive to the condition of the lockout indicator and will restrict generation of additional interlock read commands according to a predetermined access gating criterion until the lockout indicator is reset. In this manner, processor nodes of the system are assured equitable access to a memory node.
|
申请公布号 |
US4937733(A) |
申请公布日期 |
1990.06.26 |
申请号 |
US19870044952 |
申请日期 |
1987.05.01 |
申请人 |
DIGITAL EQUIPMENT CORPORATION |
发明人 |
GILLETT, JR., RICHARD B.;WILLIAMS, DOUGLAS D. |
分类号 |
G06F15/16;G06F9/46;G06F9/52;G06F12/00;G06F15/177 |
主分类号 |
G06F15/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|