发明名称 JITTER REDUCTION CIRCUIT IN A DEMULTIPLEXER
摘要 There are time-division multiplex communication systems in which digital signals which are asynchronous with the pulse frame and consist of successive blocks whose beginnings are marked with sync words are inserted into the pulse frame. The resulting jitter of the sync words ("waiting-time jitter") is reduced by a circuit which derives from the clock of the received sync words a sync signal (SY) that exhibits less jitter than the clock of the received sync words. According to the invention, the circuit contains a measuring device which measures the time intervals (N) between the sync words, a filter (F) which takes the average (N') of the time intervals (N), and a signal generator (S) which forms the sync signal (SY) from said average (N') in such a manner that the pulse period of the sync signal (SY) is equal to said average (N').
申请公布号 AU4611789(A) 申请公布日期 1990.06.21
申请号 AU19890046117 申请日期 1989.12.13
申请人 ALCATEL N.V. 发明人 DR. RAINER HEISS;THOMAS MICKE
分类号 H04J3/04;H04J3/06;H04J3/07 主分类号 H04J3/04
代理机构 代理人
主权项
地址