发明名称 MOS transistor and differential amplifier circuit with low offset.
摘要 <p>A MOS transistor includes a gate electrode layer (35) formed on an insulation layer (34) which is formed on an element formation region defined by a field insulation layer (31) formed on a P-type semiconductor substrate (30). The gate electrode layer (35) has first and second openings (36a, 36b) formed therein. Further, N-type impurity diffusion regions (37a, 37b) acting as the drain and source of the MOS transistor are formed in those portions of the surface area of the semiconductor substrate (30) which lie under the first and second openings (36a, 36b).</p>
申请公布号 EP0373631(A2) 申请公布日期 1990.06.20
申请号 EP19890123063 申请日期 1989.12.13
申请人 KABUSHIKI KAISHA TOSHIBA;TOSHIBA MICRO-ELECTRONICS CORPORATION 发明人 MATSUO, KENJI C/O INTELLECTUAL PROPERTY DIVISION;NOINE, YASUKAZU C/O INTELLECTUAL PROPERTY DIVISION;KASAI, KAZUHIKO C/O INTELLECTUAL PROPERTY DIVISION
分类号 H01L29/78;H01L29/423;H03F3/45 主分类号 H01L29/78
代理机构 代理人
主权项
地址