摘要 |
An apparatus and/or method for generating a digital clock signal which is frequency and phase referenced to an external digital data signal is disclosed. The external digital data signal is typically subject to variations in data frequency and high frequency jitter unrelated to changes in the data frequency.
|