发明名称 |
Multiple posting cache memory. |
摘要 |
A computer has multiple posting circuits (34) for improving the speed at which the CPU (10) writes to various memory locations. One such posting circuit (23) is associated with the memory controller (22) and another posting circuit (25) is associated with the bus controller (24). A plurality of devices (28-32) are connected to the bus controller (24) over a device bus (26). A cache memory (18) increases the speed of reads from a predetermined range of memory addresses.
|
申请公布号 |
EP0369935(A2) |
申请公布日期 |
1990.05.23 |
申请号 |
EP19890730185 |
申请日期 |
1989.08.11 |
申请人 |
COMPUADD CORPORATION |
发明人 |
GRIFFITH, JENNI LEE;BATTERSHELL, BEN LEWIS |
分类号 |
G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|