发明名称 DUAL SYSTEM FOR CLOCK GENERATING CIRCUIT
摘要 PURPOSE:To avoid system-down without switching a clock oscillation source by devising the system such that the normality of other clock signal supplied to a dual circuit device is kept even if one oscillation source for a clock generating circuit provided with the two oscillation sources is faulty. CONSTITUTION:The oscillated output of a crystal oscillator 10 is fed to one device 18-1 in the dual devices as a 1st clock signal (a) and the oscillated output of a voltage controlled oscillator 16 is fed to the other device 18-2 as a 2nd clock signal (b). Even if one clock oscillation source is faulty, since the two clock signals (a), (b) are completely synchronized till the occurrence of the fault, then no phase shift of the clock takes place even after the clock signal is stopped, the operation of the device receiving the normal clock signal is continued. Thus, no switching of the clock oscillation sources is required to avoid the system stop.
申请公布号 JPH02134022(A) 申请公布日期 1990.05.23
申请号 JP19880288003 申请日期 1988.11.15
申请人 FUJITSU LTD 发明人 KUDO TETSUO
分类号 G06F11/18;G06F1/04;H03L7/00 主分类号 G06F11/18
代理机构 代理人
主权项
地址