首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
JPH0267683(U)
申请公布日期
1990.05.22
申请号
JP19880145977U
申请日期
1988.11.10
申请人
发明人
分类号
H05K7/02;H05K7/00;(IPC1-7):H05K7/00
主分类号
H05K7/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
SEMICONDUCTOR PACKAGE INCLUDING AN EMBEDDED SURFACE MOUNT DEVICE AND METHOD OF FORMING THE SAME
SEMICONDUCTOR MODULE AND SEMICONDUCTOR DEVICE
ELECTRIC POWER CONVERTER AND METHOD FOR MANUFACTURING THE SAME
SEMICONDUCTOR PACKAGING HAVING WARPAGE CONTROL AND METHODS OF FORMING SAME
METHOD OF EVALUATING METAL CONTAMINATION IN BORON-DOPED P-TYPE SILICON WAFER, DEVICE OF EVALUATING METAL CONTAMINATION IN BORON-DOPED P-TYPE SILICON WAFER, AND METHOD OF MANUFACTURING BORON-DOPED P-TYPE SILICON WAFER
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
METHOD OF MANUFACTURING BONDED WAFER
MANUFACTURING APPARATUS OF SEMICONDUCTOR DEVICE, AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
SEMICONDUCTOR MANUFACTURING APPARATUS, CONTROL METHOD OF ELECTROSTATIC CHUCK, AND ELECTROSTATIC CHUCK DEVICE
METHOD FOR ETCHING A HARDMASK LAYER FOR AN INTERCONNECTION STRUCTURE FOR SEMICONDUCTOR APPLICATIONS
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
SYSTEMS AND METHODS FOR REDUCING BACKSIDE DEPOSITION AND MITIGATING THICKNESS CHANGES AT SUBSTRATE EDGES
LITHOGRAPHY METHOD WITH COMBINED OPTIMIZATION OF THE RADIATED ENERGY AND OF THE GEOMETRY APPLICABLE TO COMPLEX SHAPES
HIGH-VOLTAGE CHARGING DEVICE
ELECTRICAL CIRCUIT BREAKER SAFETY SYSTEM
Electrical Transducer
CONDUCTOR MARKER
EDGE INSULATION STRUCTURE FOR ELECTRICAL CABLE
Corrosion Resistant Barrier Formed by Vapor Phase Tin Reflow
METHOD OF PERFORMING WEAR MANAGEMENT IN NON-VOLATILE MEMORY DEVICES