发明名称 SIGNAL INPUT CIRCUIT
摘要 PURPOSE:To prevent signals of H level from being outputted simultaneously from two output terminals by providing a step difference absorbing circuit to 1st and 2nd branch circuits so as to avoid it that other output terminal goes to an H level before one output terminal goes from an H level to an L level. CONSTITUTION:When an input signal IN2 at an input terminal Ti1 is at an H level, an output signal OUT 3 at an output terminal To1 goes to an H level and an output voltage OUT4 of an output terminal To1' goes to an L level. When the the input signal IN2 goes to an L level in such a state, the output voltage of an inverter circuit 1d goes to an L level and an output signal of the circuit 1f goes to an H level earlier. Then the output signal Nl from a NAND circuit 2a goes to an H level and the output signal of a circuit 2b goes to an L level after the output signal of H level of the circuit 2a is inputted. Thus, after the output signal OUT 3 of the output terminal To1 goes to an L level, since the output signal OUT4 of the output terminal To1' goes to an H level, both the output signals OUT3, OUT4 do not simultaneously go to an H level.
申请公布号 JPH02131616(A) 申请公布日期 1990.05.21
申请号 JP19880286338 申请日期 1988.11.11
申请人 FUJITSU LTD;FUJITSU VLSI LTD 发明人 SEKI TERUO;IWASE AKIHIRO;NAGAI SHINJI
分类号 G11C11/413;H03K5/15;H03K5/151 主分类号 G11C11/413
代理机构 代理人
主权项
地址