| 摘要 |
A clock distribution circuit for distributing a clock signal to a plurality of other circuits, having a substantially reduced skew between the input signal and the plurality of output signals wherein signals are transmitted from an input gate to a plurality of output gates and output pads along radially disposed metalization lines. The radially disposed metalization lines are terminated at forty five degrees, thereby reducing reflections, and are of equal length for like signals.
|
