Memory organization with arrays having an alternate data port facility.

摘要

A memory organization having one or more groups of memory arrays is disclosed. Each array, which may be on a single chip, is provided with both a data port and a separate address port which may also serve as an alternate data port. Use of the alternate data ports permits a substantially smaller number of input/output circuits to be used than the number required if both the address and data ports are used. The standard data port is, however, available should a higher-speed application be desired using separate address and data ports. In a single-port application, an on-chip data buffer permits the data to be sent and received through the address port in timed relationship with row and column address signals and without interfering with such address signals. An optional group select signal permits a large memory organization to utilize the alternate data ports of numerous groups of array chips.