发明名称 TIME DIVISIONAL SWITCH CONTROL SYSTEM
摘要 PURPOSE:To improve flexibility with simple constitution by reading out address information in which data performing the write or readout of a first memory circuit is stored from a second memory circuit, and performing the write/readout of the address information in the first memory circuit stored in the second memory circuit from a control circuit. CONSTITUTION:The second memory circuit 104 performs the readout while the output of a selector 106 is set as that from a counter 108, and performs the write/readout of a content by a controller 109 while the output of the selector 106 is set as that from the controller 109. Also, the write on a temporary memory circuit 105 which designates the addresses of the first memory circuits 100-103 is performed when the address of the second memory circuit 104 is designated by the counter 108. Thereby, it is possible to perform both a sequential write/random read operation and a random write/sequential read operation with simple constitution, and furthermore, to reduce the number of selectors to select the address information to be inputted to the first memory circuits 100-103.
申请公布号 JPH0290795(A) 申请公布日期 1990.03.30
申请号 JP19880242747 申请日期 1988.09.27
申请人 NEC CORP 发明人 YOSHIDA TOSHIHISA
分类号 H04Q3/52;H04Q11/08 主分类号 H04Q3/52
代理机构 代理人
主权项
地址