发明名称 MICRO PROCESSOR CONTROL MEMORY REFRESH
摘要 The apparatus for use in a television receiver of the kind controlled by a micro-computer (10) is intended for the situation in which power failures occur and specifically where instantaneous power failures occur and shortly thereafter the power is recovered, in which it is determined whether or not the time display data stored in a memory of the micro-computer is correct and, if so, such data is continued to be refreshed and is used for the time display, whereby a so-called backup circuit is simplified in construction, and even eliminated in some cases. The main television receiver control data are stored in a nonvolatile memory (24) when a power interruption occurs, but are only used to refresh the random access memory (13) of the micro-computer (10) in those instances where the power outage exists for a period of time long enough to erase the time display data retained in the random access memory (13), a condition that is determined by checking such time display data each time it is necessary to reset the central processing unit (11) of the micro-computer (10) in view of a drop in line voltage.
申请公布号 AU595228(B2) 申请公布日期 1990.03.29
申请号 AU19860061560 申请日期 1986.08.18
申请人 SONY CORPORATION 发明人 KUNIO HAKAMADA
分类号 G06F1/24;G06F1/30;G06F11/00;G06F11/14;G06F12/16;G11C5/14;G11C7/00;G11C14/00;H03J1/00;H04N5/44;(IPC1-7):G06F12/16;H04N5/50 主分类号 G06F1/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利