发明名称 |
Semiconductor memory device with a circuit for analyzing defects in word-lines |
摘要 |
A semiconductor memory device of the invention includes a memory cell array including a plurality of memory cells, and a row decoder and a column decoder for selecting word-lines and bit-lines, respectively. The semiconductor memory device further includes a plurality of transistors having their gates connected to corresponding word-lines, their sources connected to a fixed potential source, and their drains connected commonly to a predetermined pad.
|
申请公布号 |
US4905194(A) |
申请公布日期 |
1990.02.27 |
申请号 |
US19890310137 |
申请日期 |
1989.02.14 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
OHTSUKA, NOBUAKI;MIYAMOTO, JUNICHI |
分类号 |
G11C11/407;G11C11/401;G11C29/00;G11C29/02;G11C29/12;G11C29/50 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|