发明名称 SIGNAL PROCESSING CIRCUIT
摘要 <p>PURPOSE:To reduce consumption power even if a level to be inputted is a floating one when a system rises by connecting an MOS transistor in which a gate electrode is controlled by means of the output of a storage circuit between an input and a reference potential. CONSTITUTION:When the ON resistance of an N type transistor T11 is sufficiently enlarged, an NOR gate 14 can decide the level of an input terminal I11 to a VDD level even if the high level is inputted to the input terminal I11. When a reset signal RST from CPU comes to a GND level, the output of an NOR gate A13 comes to the VDD level, and the output of an invertor A12 comes to the GND level. Consequently, the N type transistor T11 is turned off and the level of the input terminal I11 comes to the input of an input buffer A11 without being affected by anyone. Thus, consumption power can be reduced and the circuit can be stabilized even if the floating level is inputted.</p>
申请公布号 JPH0248718(A) 申请公布日期 1990.02.19
申请号 JP19880200492 申请日期 1988.08.10
申请人 NEC CORP 发明人 KUKIZAWA YASUNORI;IWASE NOBUKAZU
分类号 G06F1/24 主分类号 G06F1/24
代理机构 代理人
主权项
地址