发明名称 Analog switch circuit.
摘要 <p>An analog switch circuit includes an input terminal (IN) to which an analog signal is supplied, an output terminal (OUT), first, second and third transistors (T1s, T1m, T2), and a delay circuit (DLY). The first transistor (T1s) has first and second electrodes and a gate, and the first electrode of the first transistor is connected to the input terminal. The second transistor (T1m) has first and second electrodes and a gate, and the first electrode of the second transistor (T1m) is coupled to the first electrode of the first transistor (T1s). The gate of the second transistor is supplied with a clock signal (CK) supplied from an external circuit. The delay circuit (DLY) delays the clock signal by a predetermined time and generates a delayed clock signal (DCK) supplied to the gate of the first transistor (T1s). The third transistor (T2) has first and second electrodes and a gate. The first and second electrodes of the third transistor are coupled to each other and to the second electrode of the second transistor (T1m) and the output terminal (OUT) through which an analog output signal is output. The gate of the third transistor (T2) is controlled so that the third transistor (T2) is ON when the second transistor (T1m) is turned OFF.</p>
申请公布号 EP0345156(A2) 申请公布日期 1989.12.06
申请号 EP19890401496 申请日期 1989.05.31
申请人 FUJITSU LIMITED 发明人 KOBAYASHI, OSAMU
分类号 G11C27/02;H03K17/10;H03K17/16;H03K17/687 主分类号 G11C27/02
代理机构 代理人
主权项
地址