发明名称 |
Fully synchronous half-frequency clock generator |
摘要 |
A clock generating circuit having at least one loop of at least two stages. Each stage consists of a pass transistor serially connected to an inverter. An inverter couples the end of the loop to its beginning. The gate electrodes of the transistors in the serially connected stages are controlled alternatively by a true and a complemented clock signal. Preferably, there are two such loops operating in parallel but which include initialization circuitry that initializes the two loops to complementary values.
|
申请公布号 |
US4882505(A) |
申请公布日期 |
1989.11.21 |
申请号 |
US19860843348 |
申请日期 |
1986.03.24 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
FURMAN, ANATOL |
分类号 |
H03K3/03;G06F1/04;G06F1/06;H03K5/15 |
主分类号 |
H03K3/03 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|