| 摘要 |
A buffer circuit with controlled output switching rate suitable to suppress ground or power supply line voltage spikes attributable to current surges. The voltage driving the gate electrode of the selected CMOS inverter output transistor is controlled in rate of rise using three parallel connected sources of charging current. The first source of current is enabled immediately following the step input signal to provide a relatively high initial rate of current flow and corresponding voltage rise on the gate electrode of the output transistor, but is self-disabled at approximately half the supply voltage by threshold loss and body effect on the transistor supplying the first source of current. The succeeding time interval is characterized by a slow rate of rise of the output transistor gate voltage attributable to a small but continuous source of current to the output transistor gate electrode node. The concluding interval is characterized by a high rate of current flow to the gate electrode node, but is enabled by feedback responsive to having the output node approach the final logic level. The circuit is suitable for suppressing both ground line and power supply line voltage spikes, and is further capable of being implemented in a tri-state configuration with minimum added complexity.
|
