发明名称 Key input circuit
摘要 A plurality of key switches are provided, each of which is connected, at one end, to the ground, and at the other end, to a power supply, by means of a resistor. The key switches are coupled, at the connection point with the resistor, to input buffers. Each input buffer outputs an electrical signal when the corresponding key switch is turned on. A counter circuit is provided for counting clock signals supplied from a CPU at predetermined intervals. The output data of this counter circuit is supplied to selectors, which select one of the input buffers, in accordance with the output data of the counter circuit, and supply the output signal of the selected input buffer to the CPU.
申请公布号 US4878056(A) 申请公布日期 1989.10.31
申请号 US19870084191 申请日期 1987.08.12
申请人 TOPRE CORPORATION 发明人 ISODA, NORIYUKI;OKAMOTO, YUJI
分类号 G06F3/023;H03M11/00;H03M11/20 主分类号 G06F3/023
代理机构 代理人
主权项
地址