发明名称 |
Single transistor cell for electrically-erasable programmable read-only memory and array thereof |
摘要 |
A single transistor EEPROM cell utilizes a tunneling oxide erase mechanism in which the tunneling oxide overlies a portion of the channel region. In addition, an array of single transistor EEPROM cells having a layout which provides convenient byte-at-a-time erase and program operation is disclosed. Two bytes of the array along adjacent rows share a common source, which also forms the source of a pair of erase select transistors, one for each byte. The word lines/control gates of the two bytes form the gates of the two erase select transistors.
|
申请公布号 |
US4878101(A) |
申请公布日期 |
1989.10.31 |
申请号 |
US19860947212 |
申请日期 |
1986.12.29 |
申请人 |
HSIEH, NING;KUO, CLINTON C. |
发明人 |
HSIEH, NING;KUO, CLINTON C. |
分类号 |
G11C16/16;H01L29/788 |
主分类号 |
G11C16/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|