发明名称 Semiconductor memory device
摘要 An electrically erasable-programmable read-only memory device has memory cells formed on a semiconductive substrate. Each memory cell has source and drain layers, and a floating gate electrode and a control gate electrode insulatively provided above the substrate. First and second well regions having a polarity opposite to that of the substrate are formed therein so that each well region contains one or a plurality of memory cells therein. When information stored in the memory cell or memory cells in the first well region is to be rewritten with new information in a partial data rewrite mode, a potential of the first well region is independently controlled so as to inhibit reading and writing of information in the memory cells in the first well region. A potential of the second well region is separately controlled so as to allow writing of the new information in the memory cells in the second well region. The new information is written in the memory cell or memory cells in the second well region. The written information can be subjected to a following normal data read operation. The memory cell or memory cells in the first well region become inactive thereafter.
申请公布号 US4878199(A) 申请公布日期 1989.10.31
申请号 US19880150052 申请日期 1988.01.29
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MIZUTANI, YOSHIHISA
分类号 H01L21/8247;G11C16/10;G11C16/22;H01L27/10;H01L27/115;H01L29/788;H01L29/792 主分类号 H01L21/8247
代理机构 代理人
主权项
地址