| 摘要 |
The delay circuit comprises the horizontal transfer clock pulse generating circuit (31) for generating input and output horizontal transfer clock pulses based on a horizontal synchronizing signal within an input composite video signal, and the vertical transfer clock pulse generating circuit (30) for generating a vertical transfer clock pulse at a rate of one per one horizontal scanning period of the input composite video signal based on the horizontal and vertical synchronizing signals within the input composite video signal.
|
