发明名称 REAL-TIME HIERARCHAL PYRAMID SIGNAL PROCESSING APPARATUS
摘要 The process for the analysing frequency spectrum of the information component (G0) of the video signal having certain dimensions in (N+1) frequency bands where n is a constant over 2 includes a pipe line having a set of sequentially arranged sampled-signal converters (100- 1,...100-N) for analysing the frequency spectrum during delayed real time. The converters have the first input terminals (G0,..., Gn), the second input terminals (CL1,..., CLn), the first output terminals (G1,...,Gn), and the second output terminals (L0,...,Ln-1). The second input terminal of each converter receives divided sampling frequency clock (CL1, ...,CLn).
申请公布号 KR890003685(B1) 申请公布日期 1989.09.30
申请号 KR19840003653 申请日期 1984.06.27
申请人 RCA CORP. 发明人 CARLSON, CURTIS L.;ARBEITER, JAMES H.;BESSLER, ROGER F.;ADELSON, EDWARD H.;ANDERSON, CHARLES H.;LIMBERG, ALLEN R.
分类号 H04N5/14;G01R23/165;G01R23/167;G06F3/05;G06F17/10;G06T11/60;H03H17/02;H03M7/30;H04N7/26;(IPC1-7):G06F3/05 主分类号 H04N5/14
代理机构 代理人
主权项
地址