摘要 |
This circuit arrangement includes an interpolation filter (3) which converts the incoming signal values (A) into interpolated signal values (B) of increased repetition frequency. The interpolated signal values (B) are reduced in word length by means of a quantizer (4a) and by quantization error feedback through an error filter (25). A D/A converter (6) consists of two or more nonweighted switching stages connected in parallel. The activated switching stages deliver currents which are added together at the output end. The D/A converter (6) is controlled by a control circuit (5) which processes the output signals (D) of the quantizer (4a). The activated switching stages are continuously interchanged on a cyclic basis, so that relative resistance tolerances in the circuit average out.
|