In a shift register with several memory elements, and data inputs assigned to the memory elements, in which a multiple change-over switch is also assigned to each memory element, and its inputs are connected to the outputs of adjacent memory elements and/or outputs of the currently assigned memory element, at least two further inputs of the multiple change-over switch form data inputs.
