发明名称 R-S DECODER CIRCUIT FOR ERROR CORRECTION
摘要 The circuit for calculating the error bounds of RS decoder includes an AND gate control circuit (70) for controlling the gates (G1-5) according to the number of errors within the error correction boundary, Gates (G1-5) operated by the control signal from the control circuit (70), Adders (A1-12) and multipliers (M1-5) for adding or multiplying the syndrome modification coefficients, and a reverse circuit (60) for the reverse arithmatics.
申请公布号 KR890003154(B1) 申请公布日期 1989.08.23
申请号 KR19860004172 申请日期 1986.05.28
申请人 SAMSUNG ELECTRONICS CO.,LTD. 发明人 KIM, YONG-SOK
分类号 H03M13/00;(IPC1-7):H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址