发明名称 PACKET TRANSFER SYSTEM TO MATRIX SWITCH
摘要 <p>PURPOSE:To prevent the production of aborted packet with less buffer capacity by transferring the stored packet in a reception buffer when the transfer buffer is idle and stopping the transfer of packet to the transfer buffer when the transfer buffer is busy by the monitoring at a status detection section. CONSTITUTION:A detection output of a status detection section 6ij detecting the idle/busy state of a transfer buffer 20ij is monitored by a status detection section 5ip while a packet is being stored in a reception buffer 40ip. When the idle state is obtained by the monitoring, a transfer control section 7ip transfers the stored packet in the reception buffer 40ip to the transfer buffer 20ij and when the busy state is obtained by the monitoring, the stored packet of the reception buffer 40ip to the transfer buffer 20ij by the transfer control section 7ip is stopped. Since the packet is transferred after the idle/busy state of the transfer buffer is checked in this way, the production of aborted packet with less buffer capacity is prevented.</p>
申请公布号 JPH01204548(A) 申请公布日期 1989.08.17
申请号 JP19880029078 申请日期 1988.02.10
申请人 FUJITSU LTD 发明人 TSUBOI MITSURU;MATSUDAIRA NAOKI;FUJINO SHOJI;TAZAKI TAKASHI;TOMINAGA SUSUMU
分类号 主分类号
代理机构 代理人
主权项
地址