| 摘要 |
A master slice integrated circuit comprises a first linear cell array of logic gates and a second linear cell array of first and second groups of flip-flop cells and a clock distributor cell having a plurality of clock outputs. To deduce the size of flip-flop cells and clock propagation times, the flip-flops are formed of custom-made circuit configuration. A wire pattern region is arranged in parallel with the first and second liner cell arrays for interconnecting the logic gates to create cells having desired logic functions and connecting inputs and outputs of the logic function cells to data inputs and outputs of the flip-flop cells and for connecting the clock outputs of the clock distributor cell to the clock inputs of the flip-flop cells. To reduce clock skew, the flip-flop cells of the first group are located adjacent to one end of the second linear cell array and those of the second group are located adjacent to the other end of the array so that the flip-flop cells of each group are located in substantially symmetrical relationships with respect to the clock distributor cell.
|
