发明名称 ARITHMETIC UNIT
摘要 PURPOSE:To increase reliability to the error of data due to a data transfer, etc., and to prevent the reduction of program execution speed due to error correction by adding an error inspection correcting circuit. CONSTITUTION:A data latch 109 for writing to store temporarily the data to be written to a register 107 and the redundant data for inspecting and correcting an error for the data from an output bus 106 and an error inspection correcting circuit 108 to inspect and correct the error for the data temporarily stored into a data latch 109 for writing, write the data after correction to the register 107 and generate a correctable error generating signal 112 when the correctable error occurs are added. Consequently, simultaneously when the inspection correction of the error are executed, the data can be used. Thus, the reliability for the error of data is increased and the reduction of a program execution speed due to an error correction can be prevented.
申请公布号 JPH01171033(A) 申请公布日期 1989.07.06
申请号 JP19870330769 申请日期 1987.12.25
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 NAKAJIMA MASAICHI
分类号 G06F7/38;G06F11/10;G06F11/14 主分类号 G06F7/38
代理机构 代理人
主权项
地址