Dynamic random access memories having shared sensing amplifiers.

摘要

In a folded line DRAM having shared sensing amplifiers (13) for two memory cell arrays (1 and 2), one of the memory cell arrays (1) is provided with a switch (5, 6) which divides bit line pairs (BL, BL) into a plurality of bit line pair groups during accessing of the other memory cell array (2).