首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
PULP FOR MAKING BACKING PAPER FOR SANDPAPER
摘要
申请公布号
SU1490212(A1)
申请公布日期
1989.06.30
申请号
SU19874283590
申请日期
1987.07.13
申请人
MARIJSKIJ VNII BUMAGI;KZ G UNIV IM.V.I.ULYANOVA-LENINA
发明人
ZYAZEV VIKTOR I,SU;MORSKOVA GALINA I,SU;BREUS VLADIMIR A,SU;NEKLYUDOV SERGEJ A,SU;KONOVALOV ALEKSANDR I,SU;LESOVOJ VALERIJ A,SU;MUKHIN ALEKSANDR A,SU;BURDINA SVETLANA I,SU
分类号
D21H19/02;D21H17/37;D21H17/45;D21H17/55;D21H17/62;D21H17/66
主分类号
D21H19/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
BEARING MEMBER, BELT UNIT, AND IMAGE FORMING DEVICE
PERFORMING A COLLABORATIVE SEARCH IN A COMPUTING NETWORK
WIRELESS COMMUNICATION SYSTEM WITH MULTIPLE TRANSMISSION ANTENNAS USING PILOT SUBCARRIER ALLOCATION
DOCUMENT READING DEVICE, AND IMAGE TRANSMITTING APPARATUS AND IMAGE FORMING APPARATUS INCLUDING DOCUMENT READING DEVICE
System and Method for Providing Health Management Services to a Population of Members
SYSTEM , METHOD AND COMPUTER PROGRAM PRODUCT FOR REAL TIME MONITORING, ASSIGNMENT AND BALANCING OF PROFESSIONAL OVERSIGHT
Low Etch Pit Density (EPD) Semi-Insulating GaAs Wafers
METHOD OF PRODUCING SURFACE-MODIFIED NANOPARTICULATE METAL OXIDES, METAL HYDROXIDES AND/OR METAL OXYHYDROXIDES
DESIGNING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT
CORRECTION CIRCUIT FOR IMPROVING PERFORMANCE IN A CHANNEL DECODER
SEMICONDUCTOR INTEGRATED CIRCUIT
Translation of virtual to physical addresses
Method and Apparatus for Global Ordering to Insure Latency Independent Coherence
STORAGE REGION ALLOCATION SYSTEM, STORAGE REGION ALLOCATION METHOD, AND CONTROL APPARATUS
APPARATUS AND METHOD FOR PROCESSING HIGH SPEED DATA USING HYBRID DMA
Pacing Network Traffic Among A Plurality Of Compute Nodes Connected Using A Data Communications Network
POSTAL INDICIA GENERATING SYSTEM AND METHOD
SPEECH SEPARATING APPARATUS, SPEECH SYNTHESIZING APPARATUS, AND VOICE QUALITY CONVERSION APPARATUS
USE OF DEFINING IGNORABLE RECTANGLES TO ASSIST WITH ITERATIVE TRANSLATION TESTING
METHOD AND SYSTEM FOR DISTRIBUTING A GLOBAL TIMEBASE WITHIN A SYSTEM-ON-CHIP HAVING MULTIPLE CLOCK DOMAINS
