发明名称 |
Master-slave flip-flop circuit with three phase clocking |
摘要 |
A master-slave flip-flop circuit includes a master circuit switching element controlled by a first clock signal for controlling transfer of data from an input terminal to a master circuit data holding element which holds data transferred through the master circuit switching element, and a slave circuit switching element controlled by a second clock signal for controlling transfer of data from the master circuit data holding element to a slave circuit data holding element which holds data transferred through the slave circuit switching element. The first clock signal is nearly in phase with, but lags a little behind, the second clock signal.
|
申请公布号 |
US4843254(A) |
申请公布日期 |
1989.06.27 |
申请号 |
US19880162226 |
申请日期 |
1988.02.29 |
申请人 |
OKI ELECTRIC INDUSTRY CO., LTD. |
发明人 |
MOTEGI, HISATOSHI;NOMURA, AKIRA |
分类号 |
H03K3/037;H03K3/3562;H03K5/15;H03K5/151 |
主分类号 |
H03K3/037 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|