发明名称 NON-VOLATILE SEMICONDUCTOR MEMORY
摘要 <p>PURPOSE:To screen the gate oxide film defect of a selecting transistor without giving fatigue to a memory transistor by impressing a high voltage to every word line and providing a test mode means to ground every bit line and control gate line. CONSTITUTION:By a test mode signal TE, output signals Xi, the inverse of Xi, Xj and the inverse of Xj of X address buffers 15 are made into an H level, and a high voltage VPP is generated from a high voltage generating circuit 16. By transistors 17 and 18 to which resetting signals are inputted, every control gate line 7 and bit line 3 are grounded, every output of a column data 11 is made into an 'L' level, and every word line 4 is boosted. At such a time, only to the gates of selecting transistors, the high voltages are impressed, and the drain and control gate of a memory transistor 2 are both maintained at a grounding level. Thus, without giving the fatigue to the memory transistor 2, the selecting transistors 1 and 5 are screened.</p>
申请公布号 JPH01159900(A) 申请公布日期 1989.06.22
申请号 JP19870319576 申请日期 1987.12.16
申请人 MITSUBISHI ELECTRIC CORP 发明人 TERADA YASUSHI;NAKAYAMA TAKESHI;KOBAYASHI KAZUO
分类号 G11C17/00;G11C29/00;G11C29/06;H01L21/822;H01L21/8247;H01L27/04;H01L27/10;H01L29/78;H01L29/788;H01L29/792 主分类号 G11C17/00
代理机构 代理人
主权项
地址