发明名称 PHASE ADJUSTING CIRCUIT
摘要 <p>A phase adjusting circuit for forming false synchronizing signals by changing the phase of the synchronizing signal in order to place the picture at the center of the screen on a display unit. This circuit includes a voltage comparator (50) having two input terminals maintained at the same DC potential. One of the input terminals receives, via a DC blocking capacitor (C2), a sawtooth wave signal (P1) obtained by integrating the input synchronizing signal, in order to obtain output pulses each having an edge between input synchronizing pulses. False synchronizing signal generating means (101) and (102) are triggered at the edges of the output pulses to produce a false synchronizing signal different in phase from the input synchronizing signal.</p>
申请公布号 WO1989005081(P1) 申请公布日期 1989.06.01
申请号 JP1988001146 申请日期 1988.11.14
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址