发明名称 MEMORY ACCESS MODES FOR A VIDEO DISPLAY GENERATOR
摘要 <p>A display memory which stores information to be displayed on a raster scan CRT comprises a first storage element for storing dot information, a second storage element for storing behavior information, and a third storage element for storing characteristic information. The first, second, and third storage element are each arranged in an nxm plane where m is an addressable location and each addressable location within each plane has n bits of information. Further, each of the first, second, and third storage elements has address terminals each operatively connected to a display address bus adapted to receive address information from a CPU. Control logic receives address signals, data signals, and control signals from the CPU. The control logic generates enable control signals to selectively enable access to predetermined combinations of said first, second, and third storage elements in response to the address, data, and control signals from the CPU.</p>
申请公布号 CA1253258(A) 申请公布日期 1989.04.25
申请号 CA19860502582 申请日期 1986.02.24
申请人 HONEYWELL INC. 发明人 STAGGS, KEVIN P.;CLARKE, CHARLES J., JR.
分类号 G06F3/153;G06T1/00;G06T11/00;G09G5/02;G09G5/36;G09G5/377;G09G5/39;(IPC1-7):G09G1/16 主分类号 G06F3/153
代理机构 代理人
主权项
地址