| 摘要 |
<p>A toroidally-connected distributed-memory parallel computer having rows of processors (12), with each processor having an independent memory. The computer includes at least one common I/O channel (26) adapted to be connected to a single row of processors (20) by buffering (24) mechanisms. Each buffering mechanism is associated with one processor of the single row of processors.</p> |
