METHOD AND APPARATUS FOR DISCHARGING HIGH VOLTAGE NODES IN INTEGRATED CIRCUITS

摘要

A sub-circuit for discharging a relatively high voltage node in an integrated circuit includes an enhancement transistor connected between ground and an intermediate node and a depletion transistor connected between the intermediate node and the high voltage node, both of the transistors having the same gate voltage.