发明名称 Memory incorporating logic LSI and method for testing the same LSI.
摘要 <p>This invention relates to a memory incorporating logic LSI and a method for testing the same LSI. Signal path switching circuit portions (50, 51) are disposed in the course of a memory portion (30) and a logic circuit portion (20) so that a test signal input and an output signal can be observed at the input and output terminal portion (40) so as to be able to effect a dynamic function test of the memory portion (30). Further there is disposed a logic circuit testing signal memory circuit portion (80), which switches over the signal path switching circuit portions (50, 51) to the logic circuit portion (20) so as to be able to effect a test of the logic circuit portion (20), independently of the state of the memory portion (30)</p>
申请公布号 EP0310111(A2) 申请公布日期 1989.04.05
申请号 EP19880116182 申请日期 1988.09.30
申请人 HITACHI, LTD. 发明人 HATAYAMA, KAZUMI;HAYASHI, TERUMINE
分类号 H01L21/66;G01R31/3185;G01R31/28;G01R31/317;G06F11/22;G11C29/00;G11C29/12;G11C29/56 主分类号 H01L21/66
代理机构 代理人
主权项
地址